AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

(Currently amended): A method for executing a start transactional 1 1. execution (STE) instruction to facilitate transactional execution on a processor, 2 3 comprising: 4 encountering the STE instruction during execution of a program, wherein the STE instruction marks the beginning of a block of instructions to be executed 5 transactionally, and wherein the STE instruction specifies an action to take if 6 7 transactional execution of the block of instructions fails, and wherein the action to take can include acquiring a lock on the block of instructions; 8 9 executing the STE instruction prior to executing the block of instructions; 10 and wherein executing the STE instruction involves commencing transactional 11 12 execution of the block of instructions following the STE instruction; 13 wherein changes made during the transactional execution are not committed to the architectural state of the processor until the transactional 14 execution successfully completes. 15 1 (Canceled). 2

action to take can include branching to a location specified by the STE instruction.

(Currently amended): The method of claim 1 claim 2, wherein the

1

2

3.

| 1 | 4 | (Canceled). |
|---|---|-------------|
| 1 | 4 | (Canceled). |

1

2

3

| 1 | 5. (Currently amended): The method of <u>claim 1 elaim 2</u> , wherein the |
|---|---|
| 2 | action to take can include setting state information within the processor to indicate |
| 3 | a failure during transactional execution of the block of instructions, thereby |
| 4 | enabling other software executed by the processor to manage the failure. |

- 6. (Original): The method of claim 1, wherein if the transactional execution completes without encountering an interfering data access from another process or other type of failure, the method further comprises:
- atomically committing changes made during the transactional execution,
 and
 resuming normal non-transactional execution.
- 7. (Original): The method of claim 1, wherein if an interfering data access from another process is encountered during the transactional execution, the method further comprises:
- discarding changes made during the transactional execution; and attempting to re-execute the block of instructions.
- 8. (Original): The method of claim 1, wherein potentially interfering data accesses from other processes are allowed to proceed during the transactional execution of the block of instructions.
- 1 9. The method of claim 1, wherein the block of instructions to be 2 executed transactionally comprises a critical section.

| 1 | 10. (Original): The method of claim 1, wherein commencing |
|----|--|
| 2 | transactional execution of the block of instructions involves: |
| 3 | saving the state of processor registers; |
| 4 | configuring the processor to mark cache lines during loads that take place |
| 5 | during transactional execution; |
| 6 | configuring the processor to mark cache lines during stores that take place |
| 7 | during transactional execution; and |
| 8 | configuring the processor to continually monitor data references from |
| 9 | other threads to detect interfering data references. |
| | |
| 1 | 11. (Original): The method of claim 1, wherein the STE instruction is |
| 2 | a native machine code instruction of the processor. |
| | |
| 1 | 12. (Original): The method of claim 1, wherein the STE instruction is |
| 2 | defined in a platform-independent programming language. |
| | |
| 1 | 13. (Currently amended): A computer system that supports a start |
| 2 | transactional execution (STE) instruction to facilitate transactional execution, |
| 3 | wherein the STE instruction marks the beginning of a block of instructions to be |
| 4 | executed transactionally, the computer system comprising: |
| 5 | a processor; and |
| 6 | an execution mechanism within the processor; |
| 7 | wherein upon encountering the STE instruction, the execution mechanism |
| 8 | is configured to: |
| 9 | execute the STE instruction prior to executing the block of |
| 10 | instructions; and to |
| 11 | commence transactional execution of the block of |
| 12 | instructions following the STE instruction; |

| 13 | wherein changes made during the transactional execution are not | |
|----|---|--|
| 14 | committed to the architectural state of the processor until the transactional | |
| 15 | execution successfully completes, | |
| 16 | wherein the STE instruction specifies an action to take if transactional | |
| 17 | execution of the block of instructions fails, and | |
| 18 | wherein the action to take can include acquiring a lock on the block of | |
| 19 | <u>instructions</u> . | |
| | | |
| 1 | 14 (Canceled). | |
| | | |
| 1 | 15. (Currently amended): The computer system of claim 13 claim 14, | |
| 2 | wherein the action to take can include branching to a location specified by the | |
| 3 | STE instruction. | |
| | | |
| 1 | 16 (Canceled). | |
| | | |
| 1 | 17. (Currently amended): The computer system of claim 13-claim 14, | |
| 2 | wherein the action to take can include setting state information within the | |
| 3 | processor to indicate a failure during transactional execution of the block of | |
| 4 | instructions, thereby enabling other software executed by the processor to manage | |
| 5 | the failure. | |
| | | |
| 1 | 18. (Original): The computer system of claim 13, wherein if the | |
| 2 | transactional execution completes without encountering an interfering data access | |
| 3 | from another process or other type of failure, the execution mechanism is | |
| 4 | configured to: | |
| 5 | atomically commit changes made during the transactional execution, and | |
| 6 | to | |

7 resume normal non-transactional execution.

| l | 19. (Original): The computer system of claim 13, wherein if an |
|---|--|
| 2 | interfering data access from another process is encountered during the |
| 3 | transactional execution, the execution mechanism is configured to: |
| 4 | discard changes made during the transactional execution; and to |
| 5 | attempt to re-execute the block of instructions. |
| | |

- 20. (Original): The computer system of claim 13, wherein the computer system is configured to allow potentially interfering data accesses from other processes to proceed during the transactional execution of the block of instructions.
- 1 21. (Original): The computer system of claim 13, wherein the block of 2 instructions to be executed transactionally comprises a critical section.
- 1 22. (Original): The computer system of claim 13, wherein while 2 commencing transactional execution of the block of instructions, the execution 3 mechanism is configured to:
- 4 save the state of processor registers;

1

2

3

4

- configure the processor to mark cache lines during loads that take place during transactional execution;
- 7 configure the processor to mark cache lines during stores that take place 8 during transactional execution; and to
- 9 configure the processor to continually monitor data references from other 10 threads to detect interfering data references.

| 1 | 23. (Original): The computer system of claim 13, wherein the STE |
|----|--|
| 2 | instruction is a native machine code instruction of the processor. |
| | |
| 1 | 24. (Original): The computer system of claim 13, wherein the STE |
| 2 | instruction is defined in a platform-independent programming language. |
| | |
| 1 | 25. (Currently amended): A computing means that supports a start |
| 2 | transactional execution (STE) instruction to facilitate transactional execution, |
| 3 | wherein the STE instruction marks the beginning of a block of instructions to be |
| 4 | executed transactionally, comprising: |
| 5 | a processing means; and |
| 6 | an execution means within the processing means; |
| 7 | wherein upon encountering the STE instruction, the |
| 8 | execution means is configured to: |
| 9 | execute the STE instruction prior to executing the block of |
| 10 | instructions; and to |
| 11 | commence transactional execution of the block of |
| 12 | instructions following the STE instruction; |
| 13 | wherein changes made during the transactional execution are not |
| 14 | committed to the architectural state of the processor until the transactional |
| 15 | execution successfully completes. |
| 16 | wherein the STE instruction specifies an action to take if transactional |
| 17 | execution of the block of instructions fails, and |
| 18 | wherein the action to take can include acquiring a lock on the block of |
| 19 | instructions. |